



Docket No.: SON-1351/DIV.
(PATENT)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:
Hiroyuki Miwa

Application No.: 10/055,991

Art Unit: 2811

Filed: January 28, 2002

Examiner: S. Gebremariam

For: METHOD OF MAKING A BIPOLAR
TRANSISTOR HAVING A REDUCED BASE
TRANSIT TIME

Confirmation No.: 3294

REQUEST FOR SUPPLEMENTAL NOTICE OF ALLOWABILITY

Mail Stop Issue Fee
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Dear Sir:

Applicant hereby requests a Supplemental Notice of Allowability amending item 4 thereof to provide that all of the certified copies of the priority documents have been received in parent Application Serial No. 08/532,057. The Examiner is also requested to indicate in the Supplemental Notice of Allowability that the Proposed Drawing Changes filed January 27, 2002 have been accepted.

The Examiner has reviewed the application file and discussed these changes with the Applicant's attorney. Based on such a review and discussion, the Examiner has agreed to issue a Supplemental Notice of Allowability containing the above. For the convenience of the Examiner, Applicant has also enclosed a copy of the priority document as filed in Application No. 08/532,057.

Further, Applicant has also submitted concurrently herewith 2 sets of 5 sheets of corrected formal drawings including Figures 1-5 in the above-identified application. The corrected drawings include all the changes approved by the Examiner.

The Examiner is invited to contact Applicant's representative at the telephone number listed below should the Examiner have any questions or concerns regarding this matter.

Dated: March 31, 2004

Respectfully submitted,

By 

Ronald P. Kananen

Registration No.: 24,104

RADER, FISHMAN & GRAUER PLLC

1233 20th Street, N.W.

Suite 501

Washington, DC 20036

(202) 955-3750

Attorneys for Applicant



Docket No.: SON-1351/DIV
(PATENT)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:
Hiroyuki Miwa

Application No.: 10/055,991

Art Unit: 2811

Filed: January 28, 2002

Examiner: S. Gebremariam

For: METHOD OF MAKING A BIPOLAR
TRANSISTOR HAVING A REDUCED BASE
TRANSIT TIME

Confirmation No.: 3294

SUBMISSION OF CORRECTED FORMAL DRAWINGS

Mail Stop Issue Fee
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Dear Sir:

We have enclosed 2 sets of 5 sheets of corrected formal drawings including Figures 1-5 in the above-identified application.

Dated: *March 31, 2004*

Respectfully submitted,

By 

Ronald P. Kananen

Registration No.: 24,104

RAIDER, FISHMAN & GRAUER PLLC

1233 20th Street, N.W.

Suite 501

Washington, DC 20036

(202) 955-3750

Attorneys for Applicant